AI FPGA Intern
- Implemented a 7-8-2 MLP on FPGA using Verilog for real-time skin-pixel classification with pre-trained fixed-point weights.
- Designed and verified dot-product, activation, and layer modules; built pixel-level testbenches to validate the full pipeline.